This paper demonstrates the first trial of an autonomous and margin aware Ø noise control scheme. A Ø on the power line is detected by a mutual inductor, the induced voltage is multiplied by Gilbert multiplier and the following low pass filter outputs a DC voltage in proportion to the Ø noise. The DC voltage is compared with reference voltages, and the modes of the internal circuit is controlled depending on the comparators output. By using this scheme, the Ø noise power can be autonomously controlled to fall within a defined range set by the reference voltages. We use two operation modes here: all-active and halfactive modes. Our experimental results show that the internal circuit oscillates between the all-active and the halfactive modes, also show that the all/half ratio and the oscillation frequency changes depending on the reference voltages. It proves that our autonomous Ø noise control scheme works as being designed.
Introduction
As the process technology advances, the number of transistors on an LSI chip has been increasing and their high speed operations generate more power line noise while the low supply voltage reduces the noise margin. Thus, the power line noise becomes a serious issue for the reliability of the LSI operations. The ground line noise also presents on the substrate [1] because the ground line and the substrate are tied with very low impedance, and hence the power line noise becomes a serious concern for substrate noise on analog-digital mixed signal LSIs as well. The noise on a power line is caused by Ø noise and resistive voltage drops due to the parasitic impedance of the power line. As a chip operating frequency becomes higher, the Ø noise becomes dominant. An EMI noise is also caused by the Ø. It is difficult to predict the amount of the Ø noise by a circuit simulation because it requires a huge database of the parasitic impedance, the switching activity and the switching timing, along with very long simulation time. In addition, many recent LSIs have several operating modes. Moreover, a process variation often makes the prediction different from the actual Ø noise [2] . This paper proposes an autonomous and margin aware Ø noise control scheme. We have proposed an onchip Ø detector [3] , and the Ø detector can be used for the Ø noise control scheme here since the detector is realized on-chip and outputs the Ø value in real time. The first trial, as the authors knowledge, of the autonomous and margin aware Ø noise control scheme is demonstrated here using 0.15 m 5-ML SOI-CMOS technology.
Circuit Design

Basic Concept
The block diagram of the autonomous Ø noise control scheme is shown in Fig.1 . The operation of the internal circuit causes the Ø of the power line. The mutual inductor induces the Ø proportional voltage between the terminals of the secondary inductor, the induced voltage is squared and the Ø noise power waveform is obtained. And the following low pass filter outputs the DC voltage in proportion to the Ø noise power. Then the comparators compare the DC voltage with reference voltages Î Ö AE , and the operation mode controller controls the mode of the internal circuit in accordance with the comparator outputs. For example, the modes of the internal circuit include the variations of the clock frequency, effective power supply voltage, threshold voltage, number of the pipeline stage, number of parallel threading and so on. These mode changes result in different Ø of the internal circuit and hence the Ø noise of the internal circuit can be controlled. Another advantage of this method is that the allowed Ø level can be decided by the reference voltages of the comparators. Thus it is expected that a decided noise margin is autonomously realized by setting the proper reference voltages. 
Internal Circuit as Noise Source
di/dt Detector
The Ø detector here is a mutual inductor which in- The resistors Ê are used to keep the DC bias voltage as half-Vdd for the following input. The resistor is formed using gate-poly without silicide and the resistance is 10kª which is big enough to be considered open for AC signal. The resistor of the low pass filter is formed using gatepoly without silicide and the resistance is about 100kª, the capacitor is formed using MIM capacitor and the capacitance is about 2.5pF. 
di/dt Multiplier and Low Pass Filter
Comparators and Operation Mode Controller
The comparator compares the The schematic of the operation mode controller is shown in Fig.5 . When the Ø noise power is lower than Î Ö Ä ( ÒÄ= ÒÀ="L"), the operation mode controller outputs "H(all)" to the ÐÐÇÊ Ð node so that all the internal circuit is turned on. When the Ø noise power is higher than the threshold Î Ö À ( ÒÄ= ÒÀ="H"), the operation mode controller outputs "L(half)" to the ÐÐÇÊ Ð node so that the half of the internal circuit is turned off and the Ø is reduced. When the Ø noise power is between Î Ö À and Î Ö Ä , the operation mode controller outputs the signal so as to keep the previous operation mode. 
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Measurement
Setups
The chip is designed and fabricated using 0.15 m 5-ML SOI-CMOS technology, and the chip area is about 3.2mm¢1.8mm, as shown in Fig.7 . The chip is mounted on a Cu board as shown in Fig.8 . All the inputs are DC and supplied through lead lines to the "islands" on the board. The voltage of the islands are stabilized by several chip capacitors. 50ª transmission lines are directly connected to the high-speed output pins including Ä Ã ¾, Ä Ã ¿¾. The ÐÐÇÊ Ð signal is probed by a high impedance (1Mª) probe.
Frequency Dependence of di/dt Noise Power
When the same reference voltage is applied to Î Ö À and Î Ö Ä , and sweeping the voltage, the ÐÐÇÊ Ð signal changes when the reference voltage crosses the low pass filter output voltage which reflects the Ø noise power. (Actually ÐÐÇÊ Ð oscillates at a range of the reference voltage, which will be described in the next section, the center voltage is used here as the low pass filter output voltage, and hence the Ø noise power.) The clock frequency dependence of the Ø noise power under 1.5V power supply is shown in Fig.9 . It shows that the Ø noise power has a peak at around 2.0GHz, which reflects the package and the bonding wire characteristics.
Discussions
Waveforms of Oscillation
As being described, the internal circuit has two modes: the all-active and half-active modes. If the Ø noise power of the all-active is higher than Î Ö À and the Ø noise power of the half-active is lower than Î Ö Ä , the internal Table 1 . The applied reference voltages, the measured H/L ratio and the oscillation period of (a), (b), (c) and (d) cases of 
Conclusions
An autonomous and margin aware Ø noise control scheme has been demonstrated. A Ø on the power line is detected by a mutual inductor, the induced voltage is squared by the Gilbert multiplier and the following low pass filter outputs the DC voltage in proportion to the Ø noise power. The DC voltage is compared with reference voltages, and the mode of the internal circuit is controlled depending on the comparators output. Though we used only two operation modes in this study. it can be easily extended to multiple operation modes. Our experimental results show that the mode of the internal circuit oscillates among the different operation modes so that the average Ø noise power falls within a region determined by the reference voltages. It proves that our autonomous Ø noise control scheme works as being designed. This is the first demonstration, as the authors knowledge, of an autonomous and margin aware Ø noise control scheme.
